Regviz

Espressif Systems /ESP32-P4 /MIPI_DSI_BRIDGE /MEM_CLK_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MEM_CLK_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/MIPI_DSI_BRIDGE/MEM_CLK_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DSI_BRIDGE_MEM_CLK_FORCE_ON)DSI_BRIDGE_MEM_CLK_FORCE_ON 0 (DSI_MEM_CLK_FORCE_ON)DSI_MEM_CLK_FORCE_ON

Description

dsi_bridge mem force on control register

Fields

DSI_BRIDGE_MEM_CLK_FORCE_ON

this bit configures the clock force on of dsi_bridge fifo memory. 0: disable, 1: force on
DSI_MEM_CLK_FORCE_ON

this bit configures the clock force on of dpi fifo memory. 0: disable, 1: force on

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data